Introduction
The arithmetic capability of digital signal processors (DSPs), the multiple peripheral interfaces and the high frequency execution of the ARM processors make them an attractive choice for real time embedded systems. DSPs are already widely used for applications such as audio and speech processing, image and video processing, and wireless signal processing. Practical applications include surveillance, video encoding and decoding, and object tracking and detection in images and video. On the other hand, rapid development of Field Programmable Gate Arrays (FPGAs) offers alternative way to provide a low cost acceleration for computationally intensive tasks such as digital signal processing. Most of these applications use ARM, DSPs and FPGAs due to the processing power offered, in order to provide portability and real-time capability, and create custom embedded architectures for different application requirements. The main goal of this work is to design and implement efficient and novel architectures for automatic number plate recognition (ANPR) system using ARM-DSP System-on-Chip platform, which operates in high definition (HD) and in real time. In addition, a separate ANPR algorithm is developed and optimised, by taking advantage of technical features of FPGAs which accelerate digital image processing algorithms. The investigation of the algorithm and its optimisation focused on real time image and video processing for license plate (LP) or number plate localisation (NPL), LP character segmentation (NPS) and optical character recognition (OCR) in particular, which are the three key stages of the ANPR process [1] . ANPR often forms part of an intelligent transportation systems. Its applications include identifying vehicles by their number plates for policing, control access and toll collection.
ANPR system on an ARM-DSP This complete system, is an embedded standalone, intelligent and capable of capturing and processing license plates on board the device, and represents an advance on the traditional commercial ANPR system which uses a standard definition camera to capture the vehicles, with a separate nearby computer to process the images. The major advantages of the embedded system presented here include a reduction in cost and increased portability, as the system no longer requires separate processing hardware and expensive multiple data transferring media. The algorithm developed for the ANPR system is optimised for the multicore DM8168 Chip from Texas Instruments, which contains ARM CORTEX -A8 (1.2 GHz) and C674x DSP (I GHz) which is a floating-point Very-Long-Instruction-Word (VLlW) DSP. The optimisation is achieved through the efficient use of internal and external device memory with different resources utilised depending on its suitability for the algorithm used, in order to achieve real time processing. In addition, we have taken advantage of the HD video processing subsystem on the device to facilitate full HD video capture (1920 X 1080), encoding and decoding. The video frames are then transferred to the ARM side of the Chip for processing; which is where communication with the DSP is established. The overall system operates at 14 frames per second and with over 95% recognition success using a large (70K plus) UK and European database of LP images. The ANPR algorithms developed are advanced work based on earlier research work using fixed point DSPs published by the authors in [2] , [3] and [4] .
ANPRonFPGA
The second part of the investigation focused on developing and accelerating a full ANPR algorithm on FPGA. A range of image processing algorithms and architectures for each ANPR stage (i.e. NPL, NPS and OCR) have been developed and optimised to exploit features and innovations available within new FPGAs [5] [6] [7] . The proposed architectures have been implemented and verified using the Mentor Graphics RC240 FPGA development board equipped with a 4M Gates Xilinx Virtex-4 LX40. The ANPR full algorithm takes less than 10 ms and consumes only 80% of the FPGA on-chip resources. The overall results achieved show that the entire ANPR algorithm can be implemented on a single FPGA that can be placed within an ANPR camera housing to create a standalone unit.
Conclusion
The ARM-DSP based ANPR system described is designed for commercial applications where the need for low power, low prices and real time systems is vital. A single FPGA can also be added as a "plug-in" to the ARM-DSP based hardware SoC, depending on the extra resources needed for the application. The overall results have shown that it is possible to use cheaper off-the-shelf ARM-DSPs and FPGAs multicore processors for "standalone" ANPR systems through device and algorithm optimisation to achieve real-time performance at higher recognition rate using efficient algorithms.
• • This is followed by an efficient DSP based LP character segmentation algorithm, which uses wavelet transform along with CCA and HA.
• ARM based Character Recognition is performed using neural networks.
• Algorithms are tested using a large (70K+) UK and European database of images.
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• LP localisation and detection is performed on the External Memory of the DSP, due to the size of the data • To speed up the process, LP Character Segmentation is performed on the internal RAM of the DSP.
• Character recognition is also performed on the ARM of the system, for ease of maintenance but can equally run on DSP efficiently • The Chip has dual 32-Bit DDR2 (800) and DDR3 (1600) (External memory up to 4 GB) and real time is achieved through optimisation. The ANPR performance is under 20 ms, which is real time • Tested using over 70K images and 95% plus success rate achieved • The overall system on ARM-DSP is operating at 14 frames per second using full HD video (1920 X 1080).
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• •
The overall results achieved show that the entire ANPR algorithm can be implemented on a single FPGA. FPGAs can also be used to offload extra processing as a plug-in to AN PR camera system such as the ARM-DSP described to create a standalone unit. The benefits of standalone and all-in-one embedded ANPR system proposed are the reduction in overall cost
